One embodiment of the present invention includes a technique for a gated clock conversion for a circuit which includes a gating circuit and a sequential element. The gating circuit has a gated clock net that drives a clock input of the sequential element. The sequential element receives a first input net at a data input and generates an output net. The gating circuit has a user-defined clock net. The technique includes determining the gating circuit and transforming the gating circuit to provide a second input net to the sequential element based on a cofactor condition of the gating circuit.

 
Web www.patentalert.com

< System and method for audio control

< Method and device for performing write operations to synchronous burst memory

> Semiconductor device and semiconductor device testing method

> System and method to test internal PCI agents

~ 00089