Methods and systems for designing integrated circuits. In one exemplary method, matched registers between the two netlists are determined. The matched registers become cut off points to generate primary inputs and outputs. When there are one or more unmatched registers between the first netlist and the second netlist, the unmatched registers are pushed to the primary inputs or outputs using retiming. At the primary inputs, a subspace generator is used to generate subspaces. The subspaces are used to identify non-equivalences between the first and second netlists. Other features and embodiments are also described.

 
Web www.patentalert.com

< Rescheduling data input and output commands for bus synchronization by using digital latency shift detection

< Method and system for reporting XML data from a legacy computer system

> System and method for fusing instructions

> Path speculating instruction scheduler

~ 00099