Calibrating return time for resynchronizing data demodulated from a master slave bus

   
   

Calibrating return time includes determining clock calibration information based on clock signals local to a master device and return clock signals corresponding to each of at least two slave devices, storing clock calibration information with respect to each of the slave devices with which the master device will communicate using a bus, and, after the clock calibration information has been stored, resynchronizing data signals that are received from each of the slave devices based on the corresponding stored clock calibration information.

 
Web www.patentalert.com

< Locked content addressable memory for efficient access

< Memory arbiter with intelligent page gathering logic

> Vending machine for vending age-restricted products using an authorization card and associated methods

> Algorithmically programmable memory tester with test sites operating in a slave mode

~ 00126