Embodiments are provided in which cache updating is described for a
computer system having at least a first processor and a second processor
having a first cache and a second cache, respectively. When the second
processor obtains from the first processor a lock to a shared memory
region, the first cache pushes to the second cache cache lines for the
addresses in the shared memory region accessed by the first processor
while the first processor had the lock.
