A low voltage signaling differential signaling driver comprising a first output
line coupled to a delay circuit, a first multiplexer and a first output buffer.
The first output line is also coupled to an inverter, a second multiplexer and
a second output buffer.