A non-volatile semiconductor memory device includes a semiconductor substrate,
a memory cell array formed on the semiconductor substrate, and including a first
gate insulator having a first thickness. The device further includes a high-voltage
transistor circuit formed on the semiconductor substrate, and including a second
gate insulator having a second thickness greater than the first thickness, and
a peripheral circuit formed on the semiconductor substrate, and including the second
gate insulator.
