Disclosed herein are systems and apparatuses having memories with a multiple
buffer memory interface. In one embodiment, an integrated memory device comprises:
a memory array integrated on a substrate, and a multiple buffer memory interface
integrated on the same substrate. The memory interface comprises multiple read
buffers each associated with a different region of the memory array and configured
to buffer only data for read operations on the associated region.
