Adaptive idle timer for a memory device

   
   

Embodiments of the present invention provide for adaptively tuning the memory idle timer value in real time. Selected memory idle clock cycles are sampled to dynamically determine an optimized memory idle timer value. To optimize latency during sampling, the number of page hits (NPH) and number of page misses (NPM) are multiplied by weighted values WPH and WPM, respectively, such that the weighted function (WPH*NPH)-;(WPM*NPM) is maximized. The weight associated with a page miss (WPM) is greater than the weight associated with a page hit (WPH), resulting in a bigger penalty for a page miss than a page hit. The selected setting is continuously optimized.

 
Web www.patentalert.com

< Digital content cryptograph and process

< Methods and systems for interchanging documents between a sender computer, a server and a receiver computer

> Hardware support for partitioning a multiprocessor system to allow distinct operating systems

> Systems and methods for generating customized bundles of information

~ 00188