Multiplexer structure with interdigitated gates and shared diffusion

   
   

A multiplexer structure includes a semiconductor substrate having a shared diffusion region. A first gate having a first finger and a second finger is disposed on the shared diffusion region, and a second gate having a first finger and a second finger is disposed on the shared diffusion region. A contact for a first input node is disposed on the shared diffusion region between the first and second fingers of the first gate, and a contact for a second input node is disposed on the shared diffusion region between the first and second fingers of the second gate. A contact for a collector node is disposed on the shared diffusion region between the first and second gates. In operation, closing the first gate electrically connects the first input node and the collector node, and closing the second gate electrically connects the second input node and the collector node.

 
Web www.patentalert.com

< Semiconductor memory device

< ONO flash memory array for improving a disturbance between adjacent memory cells

> Protection diode for improved ruggedness of a radio frequency power transistor and self-defining method to manufacture such protection diode

> Interdigitated layout methodology for amplifier and H-bridge output stages

~ 00193