ONO flash memory array for improving a disturbance between adjacent memory cells
   
   

To reduce the disturbance between adjacent memory cells, an improved ONO flash memory array is implanted with a pocket on one side of the channel of each memory cell or two pockets of different concentrations on both sides of the channel, thereby resulting in memory cells with asymmetric pockets. Consequently, no disturbances occurred between adjacent memory cells when the ONO flash memory array is programmed or erased by band-to-band techniques, and the disturbances between adjacent memory cells are also suppressed during reading process.

 
Web www.patentalert.com

< Semiconductor memory array of floating gate memory cells with buried bit-line and vertical word line transistor

< Semiconductor memory device

> Multiplexer structure with interdigitated gates and shared diffusion

> Protection diode for improved ruggedness of a radio frequency power transistor and self-defining method to manufacture such protection diode
~ 00193