The present invention relates to a system and method for processing the read
and write operations in a memory architecture. The system processing the read and
write operations includes at least one local memory block and a synchronously controlled
global controller coupled to the local memory block and adapted to extend the high
portion of a clock pulse. The method for processing the read and write operations
includes skewing a clock pulse using at least one word line interfacing with the
global controller.
