This invention is an apparatus, method, and system for translational lookaside buffer coherency in computer systems having a plurality of processors, each having an associated TLB for storing address translation data, and the computer system having a plurality of independent paths upon which the plurality of processors are distributed and a TLB message transmitted on said plurality of independent paths.

 
Web www.patentalert.com

< Status register architecture for flexible read-while-write device

< Method and apparatus for copying data between storage volumes of storage systems

> Method for bus capacitance reduction

> Data dependency detection using history table of entry number hashed from memory address
~ 00200