Implementation of communication between data processors includes a first task (A) running on a first data processor (11) determining that communication is desired between the first task and a second task (B) running on a second data processor (13). The first data processor interrupts the second data processor if the second task is blocked with respect to communication on a predetermined communication channel. If the second task is not blocked with respect to communication on the predetermined communication channel, the first data processor participates in the desired communication on the predetermined communication channel without interrupting the second data processor.

 
Web www.patentalert.com

< Mask cost driven logic optimization and synthesis

< Device, design and method for a slot in a conductive area

> Method and apparatus for using connection graphs with potential diagonal edges to model interconnect topologies during placement

> Design and optimization methods for integrated circuits

~ 00201