A FIFO memory system for multiple input channels, has a channel control logic
coupled
to a channel input signal. A pointer and flag logic block is coupled to an output
of the channel control logic. A memory has an address bus coupled to the channel
control logic and the pointer and flag logic.