A method and apparatus of improving prediction accuracy of a branch instruction scheme includes reading an individual instruction in a current set of instructions, fetching the individual instruction when an instruction fetch unit determines that the individual instruction is valid, and allowing the instruction fetch unit to use an index address for the fetched individual instruction. A method and apparatus of improving branch prediction accuracy includes receiving a set of instructions having an assigned address, making a prediction for a branch instruction in the set of instructions using the assigned address, and retaining the assigned address for the branch instruction in the set of instructions.

 
Web www.patentalert.com

< Method and apparatus for reducing logic activity in a microprocessor using reduced bit width slices that are enabled or disabled depending on operation width

< Efficiently calculating a branch target address

> Battery having a plurality of temperature sensors for outputting different control information to a connected computer system based upon the temperature relationships of the sensors

> Method and apparatus for software-assisted thermal management for electronic systems

~ 00210