A system and method are described for a memory management processor which, using a table of reference addresses embedded in the object code, can open the appropriate memory pages to expedite the retrieval of information from memory referenced by instructions in the execution pipeline. A suitable compiler parses the source code and collects references to branch addresses, calls to other routines, or data references, and creates reference tables listing the addresses for these references at the beginning of each routine. These tables are received by the memory management processor as the instructions of the routine are beginning to be loaded into the execution pipeline, so that the memory management processor can begin opening memory pages where the referenced information is stored. Opening the memory pages where the referenced information is located before the instructions reach the instruction processor helps lessen memory latency delays which can greatly impede processing performance.

 
Web www.patentalert.com

< Framework, architecture, method and system for reducing latency of business operations of an enterprise

< Mobile application security system and method

> System, method, and article of manufacture for creating and updating an application using software application elements

> Frameworks for generation of Java macro instructions in Java computing environments

~ 00213