There are provided two subpixels opposite each other with respect to each data line. A pair of gate lines are provided for each row of pixels. A plurality of subsidiary signal lines are provided between the adjoining columns of the pixels. The data lines and the subsidiary signal lines are alternately arranged between the adjoining columns of the pixels. A storage wire is provided between the adjoining rows of the pixels.

 
Web www.patentalert.com

< Semiconductor device and method for manufacturing the same

< Backthinned CMOS sensor with low fixed pattern noise

> Flip-chip light emitting diode with resonant optical microcavity

> Buried channel strained silicon FET using a supply layer created through ion implantation

~ 00223