A semiconductor chip and method of fabrication which permits precise location
of
hidden areas of the chip. At least two alignment marks are formed in or on the
top passivation layer to provide topological features for location of the hidden
areas. The hidden areas can then be selectively etched and/or added to, for example,
by a focused ion beam for repair or other functions.
