A method and apparatus for controlling power consumption in a processor. In one embodiment, a processor includes a pipeline. The pipeline includes logic for fetching instructions, issuing instructions, and executing instructions. The processor also includes a power management unit. The power management unit is configured to input M stalls into the pipeline every N instruction cycles (where M and N are integer value and wherein M is less than N).

 
Web www.patentalert.com

< System-on-a-chip having an on-chip processor and an on-chip dynamic random access memory (DRAM)

< System and method for data processing system planar authentication

> Timer management for reducing power consumption and workload in computers

> Method and apparatus for high-speed network adapter failover

~ 00234