A method for reducing leakage power in a system comprises determining the static probability for a signal in the system. If the static probability of the signal is in a high power range, then the signal is modified such that the static probability of the modified signal is in a low power range, and such that functionality of the system is not affected. In some embodiments, where the signal is a digital signal, modifying the signal comprises inverting the signal. In some embodiments, where the system comprises a programmable logic device, modifying the signal has no area or performance penalty.

 
Web www.patentalert.com

< Semiconductor memory device with built-in self test circuit operating at high rate

< Apparatus and method for handling of multi-level circuit design data

> Estimating current density parameters on signal leads of an integrated circuit

> Optimized external trace formats

~ 00236