A technique to verify, evaluate, and estimate the performance of an integrated circuit is embodied in a computer software program that is executable by a computer system. Vectors are generated to estimate integrated circuit performance. The technique accurately estimates of the performance (e.g., transient delays) of an integrated circuit, and has fast execution times. The technique is applicable to small circuits having relatively few transistors, and especially well suited for integrated circuits having millions of transistors and components. The technique handles the effects of deep-submicron integrated circuit technology.

 
Web www.patentalert.com

< Hierarchical general interconnect architecture for high density FPGA'S

< System and method for testing memory

> Method and apparatus for determining whether an element in an integrated circuit is a feedback element

> On chip timing adjustment in multi-channel fast data transfer

~ 00239