A data reproducing controller for operating a device for reproducing data at a high speed, which is recorded on a disc and includes an error correction code. A PI correction circuit performs an error correction process on a PI and causes a completion signal to go high whenever processing of 182 bytes of data is completed. A counter circuit sequentially increments a count value whenever the completion signal goes high. A determination circuit compares the count value with a predetermined set value and determines whether the data of which PI has undergone the error correction process is a PO row based on the comparison. The determination circuit causes a first control signal to go low when the data is a PO row. A descrambling circuit skips the data that is determined to be a PO row.

 
Web www.patentalert.com

< Method for automatic discovery of query language features of web sites

< Device and method for checking boot error in intermittent receiving operation

> Method and apparatus for the design and analysis of digital circuits with time division multiplexing

> Detection of clogged filter in an HVAC system

~ 00242