A voltage storage cell circuit includes an access transistor and a storage capacitor, wherein the source of said access transistor is connected to a bitline, the gate of said access transistor is connected to a wordline, and wherein the drain of said access transistor is connected to a first plate of said storage capacitor forming a storage node, and wherein the second plate of said storage capacitor is connected to a pump signal. This arrangement allows for a novel pixel circuit design with area requirements comparable to that of a 1T1C DRAM-like pixel cell, but with the advantage of an output voltage swing of the full range allowed by the breakdown voltage of the pass transistor. A spatial light modulator such as a micromirror array can comprise such a voltage storage cell.

 
Web www.patentalert.com

< Semiconductor device wiring and method of manufacturing the same

< Wafer test apparatus including optical elements and method of using the test apparatus

> Integrated circuit having negative differential resistance (NDR) devices with varied peak-to-valley ratios (PVRs)

> Wafer edge inspection data gathering

~ 00245