The present invention stacks chip scale-packaged integrated circuits (CSPs) into low profile modules that conserve PWB or other board surface area. Low profile contacts are created by any of a variety of methods and materials. A consolidated low profile contact structure and technique is provided for use in alternative embodiments of the present invention. Multiple numbers of CSPs may be stacked in accordance with the present invention. The CSPs employed in stacked modules devised in accordance with the present invention are connected with flex circuitry that exhibit one or two or more conductive layers.

 
Web www.patentalert.com

< Method and apparatus to reduce parasitic forces in electro-mechanical systems

< Method and packaging structure for optimizing warpage of flip chip organic packages

> Fill pattern generation for spin-on glass and related self-planarization deposition

> Flip-chip mounted integrated circuit card element

~ 00253