An electronic packaging structure and method of forming thereof wherein the structure is constituted of a modular arrangement which reduces stresses generated in a chip, underfill, and ball grid array connection with a flexible substrate in the form of an organic material, which stresses may result in potential delamination due to thermally-induced warpage between the components of the modular arrangement.

 
Web www.patentalert.com

< Low voltage non-volatile memory transistor

< Method and apparatus to reduce parasitic forces in electro-mechanical systems

> Low profile chip scale stacking system and method

> Fill pattern generation for spin-on glass and related self-planarization deposition

~ 00253