A semiconductor package includes a semiconductor structure having a plurality of electrodes for external connection which are provided on a semiconductor substrate, an insulation layer provided on the semiconductor structure, an upper wiring having connection pad portions and provided on the insulation layer such that at least parts of the upper wiring are connected to the electrodes for external connection of the semiconductor structure, a micro electric mechanical system electrically connected to parts of the connection pad portions of the upper wiring, pole electrodes provided so as to be electrically connected to other connection pad portions of the upper wiring, and an upper insulation film covering the vicinities of the pole electrodes and at least the vicinity of the micro electric mechanical system.

 
Web www.patentalert.com

< Multi-chip module having bonding wires and method of fabricating the same

< Multi-chip module and methods

> System and method for accelerated detection of transient particle induced soft error rates in integrated circuits

> Semiconductor constructions

~ 00253