The present invention is directed to a method of forming an FeRAM integrated circuit, which includes performing a capacitor stack etch to define the FeRAM capacitor. The method comprises etching a PZT ferroelectric layer with a high temperature BCl3 etch which provides substantial selectivity with respect to the hard mask. Alternatively, the PZT ferroelectric layer is etch using a low temperature fluorine component etch chemistry such as CHF3 to provide a non-vertical PZT sidewall profile. Such a profile prevents conductive material associated with a subsequent bottom electrode layer etch from depositing on the PZT sidewall, thereby preventing leakage or a "shorting out" of the resulting FeRAM capacitor.

 
Web www.patentalert.com

< Semiconductor materials used in magnetic recording head assemblies to prevent damage from electrostatic discharge

< Method for operating a memory device having an amorphous silicon carbide gate insulator

> Very low dielectric constant plasma-enhanced CVD films

> Thermal microvalves

~ 00253