A chip scale packaging with improved heat dissipation capability is disclosed. A chip or die is adhered to the first surface of a packaging substrate having a plurality of metalized through holes thereon. A functional solder ball array is implanted on the second surface of the packaging substrate. Heat-dissipating solder balls are implanted around the functional solder ball array on the second surface of the packaging substrate. The heat-dissipating solder balls are connected to the metalized through holes. The bonding pads of the chip are bonded through a central window to the corresponding bonding pads on the second surface of the packaging substrate.

 
Web www.patentalert.com

< III group nitride compound semiconductor luminescent element

< Transition metal alloys for use as a gate electrode and devices incorporating these alloys

> Semiconductor device having layered interconnect structure with a copper or platinum conducting film and a neighboring film

> Semiconductor device having aluminum and metal electrodes and method for manufacturing the same
~ 00255