Dislocation pile-ups in compositionally graded semiconductor layers are reduced or eliminated, thereby leading to increased semiconductor device yield and manufacturability. This is accomplished by introducing a semiconductor layer having a plurality of threading dislocations distributed substantially uniformly across its surface as a starting layer and/or at least one intermediate layer during growth and relaxation of the compositionally graded layer. The semiconductor layer may include a seed layer disposed proximal to the surface of the semiconductor layer and having the threading dislocations uniformly distributed therein.

 
Web www.patentalert.com

< Chemical mechanical polishing process with reduced defects in a copper process

< Member and member manufacturing method

> Nonvolatile memory device and method of manufacturing the same

> Method and apparatus for semi-automatic extraction and monitoring of diode ideality in a manufacturing environment

~ 00265