The present invention provides a method for fabricating a dual gate semiconductor device. In one aspect, the method comprises forming a nitridated, high voltage gate dielectric layer over a semiconductor substrate, patterning a photoresist over the nitridated, high voltage gate dielectric layer to expose the nitridated, high voltage dielectric within a low voltage region wherein the patterning leaves an accelerant residue on the exposed nitridated, high voltage gate dielectric layer. The method further includes subjecting the exposed nitridated, high voltage dielectric to a plasma to remove the accelerant residue.

 
Web www.patentalert.com

< Formation method of SiGe HBT

< Method for forming a trench in a layer or a layer stack on a semiconductor wafer

> Surface processing method of a specimen and surface processing apparatus of the specimen

> Method for enhancing silicon dioxide to silicon nitride selectivity

~ 00265