A data storage system comprising a plurality of storage nodes. Data storage mechanisms are implemented in each storage node communicating a storage request to at least one storage node. The at least one storage node implements the storage request using an arbitrary subset of the storage nodes.

 
Web www.patentalert.com

< Semiconductor memory device providing redundancy

< Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices

> SEMICONDUCTOR DEVICE, NONVOLATILE SEMICONDUCTOR MEMORY, SYSTEM INCLUDING A PLURALITY OF SEMICONDUCTOR DEVICES OR NONVOLATILE SEMICONDUCTOR MEMORIES, ELECTRIC CARD INCLUDING SEMICONDUCTOR DEVICE OR NONVOLATILE SEMICONDUCTOR MEMORY, AND ELECTRIC DEVICE WITH WHICH THIS ELECTRIC CARD CAN BE USED

> System and method for allocating the supply of critical material components and manufacturing capacity
~ 00268