The present invention discloses a non-volatile ferroelectric cell array block having a hierarchy transfer sensing architecture. The cell array block of the invention includes a plurality of sub cell arrays, each with a hierarchy bit line architecture; a plurality of sub bit line sense amplifiers for amplifying a voltage of a sub bit line; main bit line sense amplifier for amplifying a voltage of a main bit line; and a word/plate driver for selectively activating the word line and the plate line in the sub cell array. The cell array block of the invention can be advantageously used for performing more stable read and write operations on a data even with a small sized cell, by having a sub bit line capacitance independent of the main bit line.

 
Web www.patentalert.com

< Methods for enhancing performance of ferroelectic memory with polarization treatment

< Method of fabricating a shiftable magnetic shift register

> Ferroelectric write once read only memory for archival storage

> Method for fabricating semiconductor device

~ 00272