Method and apparatus for incremental design is described. More particularly, a text-circuit description of the integrated circuit having logic groups of respective logic instances is obtained. Area groups are created for the logic groups and correspondingly assigned. Unchanged logic groups are guided on an incremental implementation from existing guide files, and changed logic groups are re-implemented in area groups corresponding to the changed logic groups. In this manner, runtime of the unchanged logic groups is reduced by an incremental guide implementation instead of a re-implementation, while performance of such unchanged logic groups is maintained from a prior implementation. Furthermore, degrees of freedom for re-implementing are enhanced for improving a design, as all prior mapping, placing and routing within a changed area group may be stripped for re-implementation.

 
Web www.patentalert.com

< Method and apparatus for hardware co-simulation clocking

< Information processing system, proxy server, web page display method, storage medium, and program transmission apparatus

> Determining hardware generated by high level language compilation through loop optimizations

> Method and apparatus for combining operating system resource data and application program resource data in a shared object

~ 00278