An improved system is described for allowing an embedded controller and a host processor to share access to modules in a computer system. The shared access system of the present invention enables exclusive, one-at-a-time access by a processor to a module and concurrent access by more than one processor to a module. An internal bus with two power sources is used to allow continued access by one of the processors when one of the two power sources is not providing power. Asynchronous clocking is provided to allow increased throughput to modules. An example of a protocol that allows an embedded controller to access more than one module is also described.

 
Web www.patentalert.com

< Methods and apparatus for establishing port priority functions in a VLIW processor

< PLD debugging hub

> Method and program product for modelling behavior of asynchronous clocks in a system having multiple clocks

> Methods and apparatus for selective comment assertion

~ 00281