In one embodiment, a wordline decoder provides access to cache memory locations when addresses are bypassed directly from arithmetic circuitry in redundant form. The wordline decoder is also designed to provide access to cache memory locations when addresses are received from registers in an unsigned binary form. The combined functionality is provided in a pre-decode circuit by selectively replacing one of a plurality of redundant bit vectors with a constant bit vector when redundant addressing is not enabled.

 
Web www.patentalert.com

< Methods of sanitizing a flash-based data storage device

< CAM modified to be used for statistic calculation in network switches and routers

> Method and apparatus for updating a microcode image in a memory

> Test buffer design and interface mechanism for differential receiver AC/DC boundary scan test

~ 00281