Dynamic translation of indirect branch instructions of a target application by a host processor is enhanced by including a cache to provide access to the addresses of the most frequently used translations of a host computer, minimizing the need to access the translation buffer. Entries in the cache have a host instruction address and tags that may include a logical address of the instruction of the target application, the physical address of that instruction, the code segment limit to the instruction, and the context value of the host processor associated with that instruction. The cache may be a software cache apportioned by software from the main processor memory or a hardware cache separate from main memory.

 
Web www.patentalert.com

< System and method of controlling software decompression through exceptions

< Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof

> Interactive multimedia book

> High-performance, superscalar-based computer system with out-of-order instruction execution

~ 00288