When processor instructions are required for execution, a misaligned address is sent to the processor. The misaligned instruction address causes a computer processor exception. The computer system automatically executes an exception handling routine that transforms data into at least one executable instruction for the processor. In embodiments, data is transformed by decompressing a compressed instruction, decrypting an encrypted instruction, decoding a macro instruction, or transforming a non-native instruction into at least one instruction.

 
Web www.patentalert.com

< Method and system for integrating a computer aided dispatch system with an emergency medical dispatch protocol

< Write queue descriptor count instruction for high speed queuing

> Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof

> Fast look-up of indirect branch destination in a dynamic translation system

~ 00288