An alignment targets with geometry designs provides an desired alignment offset for processes (both symmetric and asymmetric) on a wafer substrate. The alignment target includes one or more sub-targets, where each sub-target is defined as having a left portion and a right portion having a different geometric pattern, and where the left portion has a geometry density and the right portion has a geometry density.

 
Web www.patentalert.com

< Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme

< Method and apparatus for laser irradiation and manufacturing method of semiconductor device

> Semiconductor device and method for manufacturing the same

> Signal sharing circuit with microelectric die isolation features

~ 00289