A method and structure for an integrated circuit chip has a logic core
which includes a plurality of insulating and conducting levels, an
exterior conductor level and passive devices having a conductive polymer
directly connected to the exterior conductor level. The passive devices
contain RF devices which also includes resistor, capacitor, and/or
inductor. The resistors can be serpentine resistors and the capacitors
can be interdigitated capacitors.