The present invention provides a gate stack structure that has high mobilites and low interfacial charges as well as semiconductor devices, i.e., metal oxide semiconductor field effect transistors (MOSFETs) that include the same. In the semiconductor devices, the gate stack structure of the present invention is located between the substrate and an overlaying gate conductor. The present invention also provides a method of fabricating the inventive gate stack structure in which a high temperature annealing process (on the order of about 800.degree. C.) is employed. The high temperature anneal used in the present invention provides a gate stack structure that has an interface state density, as measured by charge pumping, of about 8.times.10.sup.10 charges/cm.sup.2 or less, a peak mobility of about 250 cm.sup.2/V-s or greater and substantially no mobility degradation at about 6.0.times.10.sup.12 inversion charges/cm.sup.2 or greater.

 
Web www.patentalert.com

< Semiconductor raised source-drain structure

< Lateral power MOSFET for high switching speeds

> Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices

> Semiconductor device and chip-stack semiconductor device

~ 00292