A multiple gate semiconductor device. The device includes at least two gates. The dopant distribution in the semiconductor body of the device varies from a low value near the surface of the body towards a higher value inside the body of the device.

 
Web www.patentalert.com

> Multiple data state memory cell

~ 00338