Iterative decoder comprising a plurality of servers which perform the iterative decoding of a data block each, an input buffer memory and a control unit which performs a statistical multiplexing of the data at input, which are firstly stored in the input buffer memory and successively processed by one of the servers. The input buffer memory comprises N+L memory locations, where N is the number of servers and L is the number of so-called additional locations. Each block to be decoded which is received while all the servers are busy is stored in one of the L additional locations possibly available, or it is lost if the input buffer memory is entirely filled. The number L of additional locations and the number N of servers are such that the probability P.sub.B of a block being lost, calculated on the basis of a queuing model of D/G/N/N+L type, satisfies the condition P.sub.B.ltoreq..alpha.FER*, where FER* is the error rate in the blocks allowed and .alpha.<1; typically .alpha. is of the order of 0.01. Process for manufacturing such an iterative decoder comprising a step of design and a step of hardware embodiment.

 
Web www.patentalert.com

> Methods to gather and display pin congestion statistics using graphical user interface

~ 00379