A flash memory device includes a cell string having a plurality of cell
transistors connected in series, and a string selection transistor and a
ground selection transistor connected to both ends of the cell string,
respectively, wherein the cell transistor has a channel impurity
concentration higher than a channel impurity concentration of at least
one of the string selection transistor and the ground selection
transistor.