A sequence generator is configured to be re-initialized to a value selected derived from a candidate group that is derived from a predetermined value. If and when the re-initializing is performed, it is fully performed within about one clock cycle of setting the sequence generator to the predetermined value. The sequence generator is optionally initialized by a local processor to which it is operatively coupled, after which the processor receives one sequence value each cycle.

 
Web www.patentalert.com

< Pseudo-dual port memory having a clock for each port

> Method and apparatus for reducing synchronization delay in packet-based voice terminals by resynchronizing during talk spurts

~ 00437