A charge-trapping device includes a field effect transistor, which has source and drain regions. The source and drain regions have a dopant concentration profile, which has a gradient each in a vertical and a lateral direction with respect to a surface of a semiconductor substrate. The gradient in the lateral direction towards a depletion region of the transistor is larger than the gradient in the vertical direction towards a well region.

 
Web www.patentalert.com

< Non-volatile memory and fabricating method thereof

> SRAM memory semiconductor integrated circuit device

~ 00452