A logic gate array for implementing logical expressions is provided. The array includes a dynamically configurable logic gate having a chaotic updater for causing the logic gate to alternately operate as one of a several different logic gate types, the dynamically configurable logic gate alternating from operating as one logic gate type to a different logic gate type in response to one or more reference signals. The array also includes one or more additional logic gates.

 
Web www.patentalert.com

< Method and system for collaborative document markup using coded marks

> Semiconductor memory device equipped with error correction circuit

~ 00456