A mass storage device having at least one flash memory device and DRAM or SRAM-based cache within a package, and which comprises a co-processor within the package for performing compression and decompression of cached data before writing the cached data to the flash memory device.