A data communications architecture employing serializers and deserializers that reduces data communications latency. In an illustrative implementation, the data communications architecture communicates data across communications links. The architecture maintains various mechanisms to promote data communications speed and to avoid communication link down time. These mechanisms perform the functions including but not limited to generating processing debug information, processing link identification information, injecting errors across communications links and performing error detection.

 
Web www.patentalert.com

< Memory system and method having selective ECC during low power refresh

> Method and system for providing short block length low density parity check (LDPC) codes in support of broadband satellite applications

~ 00481