The present invention provides for a via and staggered routing level structure. Vertically overlapping vias connect to two or more routing levels formed at different heights. The routing levels are either both formed above or both formed below the vias, and all are formed above a semiconductor substrate wafer. In this way vias can be formed having a pitch smaller than the pitch of either the first routing level or the second routing level, saving space.

 
Web www.patentalert.com

< Method for forming robust solder interconnect structures by reducing effects of seed layer underetching

> Method for in-line monitoring of via/contact holes etch process based on test structures in semiconductor wafer manufacturing

~ 00488