A method and an apparatus to perform statistical static timing analysis
have been disclosed. In one embodiment, the method includes performing
statistical analysis on performance data of a circuit from a plurality of
libraries at two or more process corners using a static timing analysis
module, and estimating performance of the circuit at a predetermined
confidence level based on results of the statistical analysis during an
automated design flow of the circuit without using libraries at the
predetermined confidence level.